## Listing of the Claims

The following listing of claims is provided solely for the courtesy of the Office.

There is no difference than the prior listing of claims.

- 1. (Previously Presented) A vertical power transistor trench-gate semiconductor device comprising a semiconductor body having an active area with a plurality of electrically parallel transistor cells, wherein trench-gates in the active area each comprise a trench extending into the semiconductor body with gate material in the trench, wherein the transistor cells have source and drain regions of a first conductivity type which are separated by a channel- accommodating region of a second, opposite, conductivity type adjacent a trench-gate, wherein ruggedness regions are provided which are localised regions of the second conductivity type but which are more heavily doped than the channel-accommodating regions and which extend into the drain region, wherein the trench-gates are parallel stripes which each extend across the active area, wherein the source regions and the ruggedness regions extend to a source contact surface of the semiconductor body as alternating stripe areas having a width perpendicular to and fully between each of two adjacent parallel stripe trench-gates, and wherein the device is characterised by the ruggedness regions being more heavily doped than the source regions.
- 2. (Previously Presented) A power transistor device as claimed in claim 1, wherein the cell pitch, that is the width of the source and ruggedness region stripes (mesa width) plus the width of an adjacent trench-gate stripe, is less than 2µm, and wherein the length of

10/511,212

the source region stripes is in the range of 10µm to 50µm.

- 3. (Original) A power transistor device as claimed in claim 2, wherein the cell pitch is in the range of 0.5μm to 1.5μm.
- 4. (Previously Presented) A power transistor device as claimed in claim 2, wherein the mesa width is approximately equal to the trench-gate stripe width.
- 5. (Previously Presented) A power transistor device as claimed in claim 2, wherein the length of the source region stripes is in the range 10μm to 30μm.
- (Original) A power transistor device as claimed in claim 5, wherein the length of the source region stripes is approximately 20μm.
- 7. (Previously Presented) A power transistor device as claimed in claim 2, wherein the length of the ruggedness region stripes is not greater than about 1µm.
- 8. (Previously Presented) A power transistor device as claimed in claim 2, wherein the ratio of the length of the source region stripes to the length of the ruggedness region stripes is in the range 10 to 30.
- 9. (Original) A power transistor device as claimed in claim 8, wherein the ratio of the source region stripe length to ruggedness region stripe length is about 20.

10/511,212

- 10. (Previously Presented) A power transistor device as claimed in claim 1, wherein the semiconductor body is silicon, wherein the ruggedness regions have p-type conductivity with a doping concentration in the range of  $10^{19}$  cm<sup>-3</sup> to  $10^{22}$  cm<sup>-3</sup>, and wherein the source regions have n-type conductivity with a doping concentration in the range of  $10^{18}$  cm<sup>-3</sup> to  $10^{21}$  cm<sup>-3</sup>.
- 11. (Previously Presented) A power transistor device as claimed in claim 1, wherein the doping concentration of the ruggedness regions is approximately 10 times greater than the doping concentration of the source regions.
- 12. (Original) A power transistor device as claimed in claim 11, wherein the doping concentration of the ruggedness regions is about 10<sup>21</sup> cm<sup>-3</sup> and the doping concentration of the source regions is about 10<sup>20</sup> cm<sup>-3</sup>.
- 13. (Previously Presented) A power transistor device as claimed in claim 1, wherein the ruggedness regions extend further into the drain region than the trench-gates.
- 14. (Previously Presented) A power transistor device as claimed in claim 1, wherein the drain-source breakdown voltage of the device is in the range up to about 50 volts.